Design Engineer, Emulation

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Responsibilities:

• Part of the team that takes  state-of-the-art Cadence Palladium system chips from emulation/bringup to production
• Working on chip design verification, emulation and Post Silicon Validation;
• Support the system software team for integration of chip specific routines;
• Working through ATE test time optimizations before chips go to production; and,
• Supporting board team to review schematics and providing chip routines for characterization.

Requirements

• Currently enrolled in MS/BS in Electrical Engineering, Computer Engineering, or a similar major.

• Experience with ASIC / RTL  / HW Development

• Interest and knowledge of verif / post silicon bringup

The annual salary range for California is $88,900 to $165,100. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.